Electrostatic Discharge Protection in Integrated Circuits leaf node


URI

https://openalex.org/T12495

Label

Electrostatic Discharge Protection in Integrated Circuits

Description

This cluster of papers focuses on the design, analysis, and modeling of electrostatic discharge (ESD) protection in integrated circuits, particularly in CMOS technology. It covers topics such as SCR devices, LDMOS design, RF ESD protection, TLP calibration, high-voltage ESD solutions, and latchup immunity. The papers also discuss on-chip protection strategies and system-level ESD testing.

Implementation

@prefix oasubfields: <https://openalex.org/subfields/> .
@prefix openalex: <https://lambdamusic.github.io/openalex-hacks/ontology/> .
@prefix owl: <http://www.w3.org/2002/07/owl#> .
@prefix rdfs: <http://www.w3.org/2000/01/rdf-schema#> .
@prefix skos: <http://www.w3.org/2004/02/skos/core#> .
@prefix xsd: <http://www.w3.org/2001/XMLSchema#> .

<https://openalex.org/T12495> a skos:Concept ;
    rdfs:label "Electrostatic Discharge Protection in Integrated Circuits"@en ;
    rdfs:isDefinedBy openalex: ;
    owl:sameAs <https://en.wikipedia.org/wiki/Electrostatic_discharge>,
        <https://openalex.org/T12495> ;
    skos:broader oasubfields:2208 ;
    skos:definition "This cluster of papers focuses on the design, analysis, and modeling of electrostatic discharge (ESD) protection in integrated circuits, particularly in CMOS technology. It covers topics such as SCR devices, LDMOS design, RF ESD protection, TLP calibration, high-voltage ESD solutions, and latchup immunity. The papers also discuss on-chip protection strategies and system-level ESD testing."@en ;
    skos:inScheme openalex: ;
    skos:prefLabel "Electrostatic Discharge Protection in Integrated Circuits"@en ;
    openalex:cited_by_count 113701 ;
    openalex:works_count 19266 .